

NEW PRODUCT

Full compliance with the IEC 61000-4-11 standard One unit solution for dip, swell, interruption and variation tests

VOLTAGE DIP AND UP SIMULATOR

$\overline{\text{NDS-2002}}$

Voltage dips, also called sags, are brief reductions in AC

mains voltage, typically between half a cycle to a few seconds. The best-known sources of voltage dips and interruptions are listed below:

- The starting of a large load such as a motor or resistive heater.
- Loose or defective wiring such as insufficiently tightened box screws on mains conductors leading to the increase of your system impedance, thus, making itself vulnerable to the effect of current increase.
- Faults or short circuits draw excessive currents until the protective devices such as a fuse or circuit breaker operates.
- Faults on distant circuit typically which can be automatically switched and removed by reclosers. This type of event is sometimes a series of voltage dips caused by continuous operation of reclosers.
- Loads that have continuously varying power levels cause voltage variations rather than an abrupt change.

Clearly from the above, voltage dips, interruptions, and variations are everywhere and unavoidable.

Voltage dips and short interruptions are not always abrupt because of the reaction time of rotating machines and protection elements- the rotating machines will operate as generators sending power into the network. Some equipment, typically containing a power-fail detection circuit, is more vulnerable to gradual variations than to abrupt change.



In any case, these voltage changes can degrade the performance of electronic equipment in many different ways: digital circuit upset, data-loss or distortion and so on. Therefore, immunity testing for these types of events should be performed to ensure your product's safe and reliable operation.

In fact, in the scheme of international compliance, the IEC 61000-4-11 compliance voltage dip test is a must for all products having a rated input current not exceeding 16A per phase.

The NoiseKen VDS-2002 Voltage Dip and Up Simulator, uncompromising on and fully compliant with all the test generator requirements in the standard including fast rise and fall times, peak inrush current drive capability, overshoot/undershoot and others, fulfills accurate testing needs.

www.noiseken.com

NoiseKen

FEATURES

- Fully compliant with all the test generator requirements of IEC standard
- One unit solution for dip, swell, interruption, and variation tests up to 16A 290V single phase AC
- Interruption test up to 16A 125V DC*
- Two motor-driven transformers approach enables switching between any voltages*
- Preset IEC test levels 0%/40%/70% additional 120%
- Two modes for 0% (interruption) test: open & short*
- Optional Windows Application Software available to more extensively control the unit
- Accurate waveforms
- * Optional software required



CONTROL PANEL

EUT OUTPUT: receptacles (Multi-type) +Terminal Blocks for AC/DC.
TEST LEVEL: selects a test level among 0, 40, 70 and 120%.
DIP CYCLES:



selects the duration of a dip among 0.5, 1, 5, 10, 25 and 50 cycles.

DIP PHASE:

selects the phase angle at which a dip starts among 0, 45, 90, 135, 180, 225, 270 and 315 degrees.

INTERVAL CYCLES:

selects the time interval between each dip among 1, 3, 5, 10, 30, 50, 100, 300, 500 cycles and 10s.

REPEAT COUNT:

selects the number of dips among 1, 3, 5, 10, 30, 50, 100 and infinite.

MEMORY NUMBER:

used to save or call up the selected test setting among preset 5 settings

LINE: turns on and off power to the EUT

SW1:

for output verification, the unit outputs the normal voltage adjusted by the slide transformer 1.

SW2:

for output verification, the unit outputs the dip/swell voltages adjusted by the slider transformer 2.

START: starts the test.

STOP: stops the test.

ELECTRICAL SCHEMATIC



OPERATING PRINCIPLE

As shown in the above schematic, the VDS employs two independent motor-driven slide transformers and two IGBT switches. Under complete control by the unit control circuitry, it generates voltages dips, interruptions and variations with much wider parameter settings than those originally required in the IEC 61000-4-11 standard.

Since the unit employs two slide transformers, it can generate two variable voltage levels, which are independently preset, corresponding to dip (or variation) and normal voltage (voltage in interval cycles). The two IGBT switches enable to fulfill the fast rise and fall time requirements called for in the relevant standard.

AC/DC selection terminals are provided to insert the two

transformers for an AC test and to bypass them for the DC test. DC interruption test, therefore, can be done by utilizing the same IGBT switches.

To offer short and open mode selection in AC interruption test, two magnet relays, MG22 and MG21, work to realize low impedance and high impedance as seen from the load side.



SPECIFICATIONS

Compliant standard	STATISTICS STATISTICS			Specifications				Remarks
and the second				IEC 61000-4-11				
lumber of lines				Single phase				
and the second se				and the second se		PC/local	Short circuit	
lest mode	Interruption			Synchronous			Short circuit	
	AC/DC			Asynchronous	-	PC		-
					syn F	PC	Open circuit	
	Dip and sw	Dip and swell		chronous Synchronous		PC/local		
				Asynchronous	PC			
	Variation	Variation			F	PC/Local		
	vanation			Asynchronous			ndard defined test	1. A.
2월 2일 문을 알 알 것 같 옷 물을						-		
	1-212-14-14-14-14-14-14-14-14-14-14-14-14-14-			available in local mode				
nput voltage range				AC90~264V, 50	/60 Hz			
				DC0~125V				
Output voltage range		AC0V~120% of input voltage				AC290V max		
		DC0V~input voltage						
				the second se	laye			Continuous
Output VA				4.224kVA				
Output current	AC	100% of inpu	t voltage	16A rms				Continuous
capability		70% of input	voltage	23A rms			<5S	
		40% of input	the second s	40A rms				<5S
		140 % Of htput	voitage					Continuous
	DC			16A				
Peak inrush current	AC100~12	.0V		>250A				at 100% output,
trive capability	AC220~24	0V		>500A				<10ms
oad regulation	Name of Concession, Name of Street, or other	put voltage		<5%				
Load regulation								
	0~16A rms	the state of the s						
	70% of inp	ut voltage		<7%				
	0~23A rms	「こちにとこうとことで、ここととと」						
일 같은 것을 물을 수 있었다.	and the second se	nput voltage	Xelan bilan dipakan direkan	<10%				
		かい さんかん たんてん ちゃさいせんどう						
	0~40A rms	•		(EN)				100 ohm loaded
Overshoot/undershoot	4124444444		<u> </u>	<5%				
Rise time/fall time			[응한문경원] 김 공부님의 동소 중심을 소득히 등 등 등 수가?	1~5μS				100 ohm loaded
Normal voltage setting	Setting by	nercent	PC	~120%				10V minimum
Normal Voltage setting	octang by	percon	1 Statement and statement and statement and statement a	100%				
	1676516242434		Local	and the second sec	EV aton			
	Setting by	Setting by voltage PC		10V~290V				5V step
	Accuracy		±5V				0V~16A output	
Dip/Swell level	A second s		PC	Short/Open sel	ectable	for 0%	0~120%	
Dip/Offen letter	Local		17 42 45 47 5 6 2 6 4 5 7 5 4 5 6 5 5 6 5	(interruption)				
					00/	0/40/20/4009/		1 stops
			Local	Short circuit for 0%		0/40/70/120%		4 steps
				(interruption) se	etting			
	Setting by	voltage	PC	Short/Open selectable for 0V 0~290V (0~120%)			0~290V (0~120%)	5V step
승규는 말했는 것 같은 것 같은 것 같은 것 같은 것을 것 같이 것 같은 것을 것 같은 것을 것 같이 없다.	Accuracy			(interruption)				
			±5V				d and a dama	
Repetition of events	No. of events PC Local		1~1000 or continuous				1 event step	
나라 한 방법은 정말을 만들는 것 같은 것 같아요. 한 것 같아?			Local	1, 3, 5, 10, 30,	50, 100	or continuous		8 steps
	Setting by cycle		Synchronous	PC 0.5~5000.5 cycles		es	0.5 cycle step	
Interval cycle	Setund DV		Synchronous	The second s			1,3,5,10,30,50,100,300,500 cycles, 10s	
Interval cycle	Setung by		. 국민국국 영화 전역 전역 전육적 전국 전국 전국	local			UU.SUU.SUU CVCIES. IUS	10 Steps
Interval cycle			Cotting for a boot	Local	DO	1,3,5,10,30,50,1	00,300,500 cycles, 10s	10 steps
Interval cycle	Setting by		Setting for short	Synchronous	PC	1,3,5,10,30,50,1 1~100s		1s step
Interval cycle			Setting for short duration	and the second	PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50)	Hz)	
Interval cycle			しょうそうがたらならう ちゃしゃくそし じょしんしょ	Synchronous	PC	1,3,5,10,30,50,1 1~100s	Hz)	1s step
Interval cycle			duration	Synchronous Asynchronous	PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50)	Hz)	1s step
Interval cycle			duration Setting for long	Synchronous	PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50) 8.3ms~100s (60	Hz)	1s step 0.1 ms step
	Setting by	' time	duration	Asynchronous Asynchronous Asynchronous		1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h	Hz)	1s step 0.1 ms step 1s step
Interval cycle Dip cycle		' time	duration Setting for long	Synchronous Asynchronous	PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step
	Setting by	' time	duration Setting for long	Asynchronous Asynchronous Asynchronous	PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25,	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps
	Setting by	r time	duration Setting for long	Asynchronous Asynchronous Asynchronous	PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step
	Setting by Setting by	r time	duration Setting for long duration Setting for short	Synchronous Asynchronous Asynchronous Synchronous Synchronous Synchronous	PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25,	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps
	Setting by Setting by	r time	duration Setting for long duration Setting for short duration	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step
	Setting by Setting by	r time	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Synchronous	PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s	Hz) Hz)	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step
Dip cycle	Setting by Setting by	v time v cycle	duration Setting for long duration Setting for short duration	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h	Hz) Hz)	1s step0.1 ms step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step
Dip cycle	Setting by Setting by	r time	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359°	Hz) es 50 cycles	1s step0.1 ms step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step
Dip cycle Dip phase	Setting by Setting by Setting by	v time v cycle	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359°	Hz) Hz)	1s step0.1 ms step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step
Dip cycle Dip phase (Starting phase angle of	Setting by Setting by Setting by	v time v cycle	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359°	Hz) es 50 cycles	1s step0.1 ms step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step
Dip cycle Dip phase (Starting phase angle of	Setting by Setting by Setting by	r time r cycle r time	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC PC Local	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1	Hz) Hz) 50 cycles 80, 225, 270, 315	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step45 degrees step
Dip cycle Dip phase (Starting phase angle of	Setting by Setting by Setting by	r time r cycle r time	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step8 steps
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step1s step0.1ms step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long	Synchronous Asynchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous	PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step45 degrees step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step1s step0.1ms step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	$1,3,5,10,30,50,1$ $1\sim100s$ $10ms\sim100s$ (50k $8.3ms\sim100s$ (60) $1s\sim10h$ $0.01\sim5000$ cycle $0.5, 1, 5, 10, 25,$ $0.1 ms\sim100s$ $0.1 ms\sim100s$ $1s\sim10h$ $0\sim359^{\circ}$ $0, 45, 90, 135, 1$ $0\sim19.9 ms$ for 50 $0\sim16.6 ms$ for 60 $0.1s\sim10 s$ at least $0.1s$ req	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step1s step0.1ms step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration Changing time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	$1,3,5,10,30,50,1$ $1\sim100s$ $10ms\sim100s$ (50k $8.3ms\sim100s$ (60) $1s\sim10h$ $0.01\sim5000$ cycle $0.5, 1, 5, 10, 25,$ $0.1 ms\sim100s$ $0.1 ms\sim100s$ $1s\sim10h$ $0\sim359^{\circ}$ $0, 45, 90, 135, 1$ $0\sim19.9 ms$ for 50 $0\sim16.6 ms$ for 60 $0.1s\sim10 s$ at least 0.1s request 0.1s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step8 steps(45 degrees step0.1ms step0.1ms step0.1ms step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step8 steps(45 degrees step0.1ms step0.1ms step0.1s step0.1s step0.1s step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v phase angle	duration Setting for long duration Setting for short duration Setting for long duration Changing time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~100s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step8 steps(45 degrees step0.1ms step0.1ms step0.1ms step
Dip cycle Dip phase (Starting phase angle of events)	Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step8 steps(45 degrees step0.1ms step0.1ms step0.1s step0.1s step0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120%	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1s step0.1s step0.1s step0.1s step0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120% 5 tests	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1s step0.1s step0.1s step0.1s step1s step0.1s step0.1s step1s step0.1s step0.1s step0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120%	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Synchronous	PC Local PC Local PC PC PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120% 5 tests	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step0.1 ms step1s step1s step0.01 cycle step6 steps0.1ms step0.1ms step1s step1s step1s step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1ms step0.1s step0.1s step0.1s step0.1s step1s step0.1s step0.1s step1s step0.1s step0.1s step0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Interval	Synchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous	PC Local PC Local PC PC PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~100s 0~100s 0~120% 5 tests 10 steps	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory Equipment input	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time Interval AC100~115V/200	Synchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous	PC Local PC Local PC PC PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~100s 0~100s 0~120% 5 tests 10 steps	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory Equipment input External interface	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time Interval AC100~115V/200 optical RS-232	Synchronous Asynchronous Synchronous Synchronous Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous	PC Local PC Local PC PC PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~100s 0~100s 0~120% 5 tests 10 steps	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory Equipment input External interface Operating temperature	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time Interval AC100~115V/200 optical RS-232 15~35°C	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Asynchronous Asynchronous Asynchronous	PC Local PC Local PC PC PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~100s 0~100s 0~120% 5 tests 10 steps	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory Equipment input External interface Operating temperature	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time Interval AC100~115V/200 optical RS-232 15~35°C 25~75%R.H. (No	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Asynchronous - 240∨±10%, 50/6	PC Local PC Local PC PC PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120% 5 tests 10 steps 20VA	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step
Dip cycle Dip phase (Starting phase angle of events) Voltage variation test Memory Equipment input	Setting by Setting by Setting by Setting by Setting by	v time v cycle v time v time v time v time	duration Setting for long duration Setting for short duration Setting for long duration Changing time Changed time Interval AC100~115V/200 optical RS-232 15~35°C	Synchronous Asynchronous Asynchronous Synchronous Asynchronous Asynchronous Synchronous Asynchronous - 240∨±10%, 50/6	PC Local PC Local PC PC PC Local PC Local PC	1,3,5,10,30,50,1 1~100s 10ms~100s (50k 8.3ms~100s (60) 1s~10h 0.01~5000 cycle 0.5, 1, 5, 10, 25, 0.1 ms~100s 0.1 ms~100s 1s~10h 0~359° 0, 45, 90, 135, 1 0~19.9 ms for 50 0~16.6 ms for 60 0.1s~10 s at least 0.1s req of input 0~10s 0~120% 5 tests 10 steps 20VA	Hz) Hz) 50 cycles 80, 225, 270, 315 0Hz 0Hz	1s step 0.1 ms step 1s step 0.01 cycle step 6 steps 0.1ms step 0.1ms step 0.1ms step 1s step 1s step 1s step 1s step 0.1ms step 1s step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1ms step 0.1s step

IEC 61000-4-11 Standard/Voltage Dips, Short Interruptions and Variations

Test levels

Test Level %U _T	Voltage dip and short interruptions %U _T	Duration (in perriod)	Test Level %U _T	Time for decreasing voltage	Time at reduced voltage	Time for increasing voltage
0	100	0.5 1	40%U _T	2s±20%	1s±20%	2s±20%
40	60	5 10 25	0%U _T	2s±20%	1s±20%	2s±20%
70	30	50 x		×	x	x

The voltages in this standard use the rated voltage for the equipment (U_T) as a basis for voltage test level specifications. If the equipment has a specified input voltage range, then testing should be performed at the lower and upper limits of the voltage range specified. However, in practice it is only necessary to perform the tests at the lowest specified input voltage, since all the tests concern a reduction or interruption of supply voltages. "X" is an open duration. One or more of the above test levels and durations may be chosen.

IEC61000-4-11 is a basic EMC standard defining test generator, methods and others and does not specify particular test levels and durations, but it is the Generic Immunity standards, as well as the Product family standards, that specify the test revel and pass/fail performance criteria applied to a particular class of equipment.

For an open set of duration, the IEC standard says other values may be taken in a justified case and shall be specified in product specifications. For possible future requirements, VDS-2002 has provisions of a variable slew rate from 1s to 10s (0~100% output)

Characteristics of the test generator Peak inrush current drive capability (not required for voltage variation tests) 500A for 220V-240V mains 250A for 100V-120V mains

The test generator has to simulate the very low output impedance characteristics of the real world mains. In other words, the generator must be able to provide inrush currents of a similar level to the actual power mains.

Most electronic products such as those using switching power supplies exhibit high start up currents needed to charge capacitive input circuitry in their input section. Conventional AC amplifiers cannot meet this requirement, and worse yet, they perform as external soft-start circuits for the EUT. For verifications, the generator shall be switched from 0% to 100% of full output, when driving a load consisting of an uncharged capacitor whose value is 1700µF in series with a suitable rectifier. A bleeder resistor in a range of 100 ohm to 10k ohm shall be connected in parallel with the capacitor. Several time constants must be allowed between tests. The standard specifies the current monitor's characteristics used to measure peak inrush current capability.

Overshoot/Undershoot (loaded with 100 ohms) : <5%

Voltage rise/fall time (for abrupt change, generator loaded with 100 ohms): 1 to 5µs. Conventional AC amplifiers cannot meet this requirement

Phase shifting: 0 to 360°

Execution of test

3 dips/interruptions/variations with interval of 10s minimum

Abrupt change in supply voltage shall occur at zero crossing of the voltage. Additional angles (45, 90, 135, 180, 225, 270, 315°) are specified for use by product committees or individual product specifications.

The IEC standard requires the monitoring of EUT line voltage within a accuracy of 2%. ALM-21 is suitable for this purpose with its logging capability. This power Line Monitor also can monitor the VDS output voltages.

ALM-21 accuracy: $\pm (0.5\% rdg \pm 0.8V)$



OPTIONAL ACCESSORIES

Control Software Model 14-00029A

- Wider parameter settings than locally allowed
- Setting to IEC 61000-4-11 are preprogrammed
- Intuitive setting for all test parameters
- GUI (graphical user interface)
- Sequential operation up to 10 steps
- Test report generation

RS232C Optlink set Model 07-00017A



Or @ @ @ P @ P @ P @ At Voltage Varianties Tree At Voltage Varianties Tree EATE : UV 24V 2002 Voltage dips, short interruptions and voltage variations Immunity Test Record. #igned :







AC Variation Test



Description of EUT :		
Test Equipment : Voltage Sig and Up Simulator	AC Dip Test	DC Interruption Test
Test Conditions. Test Conditions. Temperal-ude Numbel try Atranspheric Processie Test Conditions. Test Conditions	Report	
Konte:		

AC Line Monitor Model ALM-21

The IEC 61000-4-11 requires monitoring of the main voltage for testing (voltage to AC EUT INPUT) within an accuracy of 2%. A compact, portable AC Line Monitor ALM-21, originally intended for site surveys, is suitable for this purpose with its data logging capability. It also can monitor the output from the VDS-2002.



Designs and specifications are subject to change without notice.

NOISE LABORATORY CO., LTD.

1-4-4, Chiyoda, Sagamihara City, Kanagawa Pref., 229-0037 Japan Tel: +81(0)42-712-2051 Fax: +81(0)42-712-2050 http://www.noiseken.com/ E-mail: sales@noiseken.com 0208-05K (H)